



United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO. FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/651,488 08/30/2000	Donald C. Englin	RA 5265 (33012/294/101)	9980
7590 12/18/2002			
Charles A Johnson	EXAMINER		
Unisys Corporation Law Department M.S. 4773	VITAL, PIERRE M		
2470 Highcrest Road		ADTINUT	D 1 DDD 1 W 1 DDD
Roseville, MN 55113		ART UNIT	PAPER NUMBER
		2188	7/3
		DATE MAILED: 12/18/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

				U	
,		Application No.	Applicant(s)		
Office Action Summary		09/651,488	ENGLIN ET AL.		
		Examiner	Art Unit		
		Pierre M. Vital	2188		
Period fo	The MAILING DATE of this communication ap r Reply	ppears on the cover sheet w	ith the correspondence address ·	-	
THE N - Exter after - If the - If NO - Failui - Any re	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Isions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by statutely received by the Office later than three months after the mailing dispatch term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, however, may a ply within the statutory minimum of this will apply and will expire SIX (6) MOI te, cause the application to become A	reply be timely filed ty (30) days will be considered timely. NTHS from the mailing date of this communication BANDONED (35 U.S.C. § 133).	ation.	
1)⊠	Responsive to communication(s) filed on 30	August 2000 .			
2a) <u></u>		his action is non-final.			
3)	Since this application is in condition for allow closed in accordance with the practice under			ts is	
Dispositi	on of Claims				
•	Claim(s) 1-20 is/are pending in the application				
	4a) Of the above claim(s) is/are withdra	awn from consideration.			
·	Claim(s) is/are allowed.				
·	Claim(s) <u>1-20</u> is/are rejected.				
·	Claim(s) is/are objected to.				
-	Claim(s) are subject to restriction and/on Papers	or election requirement.			
	The specification is objected to by the Examin	or			
	The drawing(s) filed on <u>30 August 2000</u> is/are:		oted to by the Everniner		
ו צשולייו	Applicant may not request that any objection to the	,	•		
11) 🗆 🗆	The proposed drawing correction filed on				
,—	If approved, corrected drawings are required in re		,		
12) 🔲 🏾	The oath or declaration is objected to by the E	xaminer.			
Priority u	nder 35 U.S.C. §§ 119 and 120				
13)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).		
a)[☐ All b) ☐ Some * c) ☐ None of:				
	1. Certified copies of the priority documen	ts have been received.			
	2. Certified copies of the priority documents have been received in Application No				
	3. Copies of the certified copies of the price application from the International Bree the attached detailed Office action for a list	ureau (PCT Rule 17.2(a)).	-		
	cknowledgment is made of a claim for domes	•		ation).	
_a)	☐ The translation of the foreign language pr	ovisional application has b	een received.		
Attachment	<u>-</u>	and priority under do 0.0.0.	. 33 120 GHW/OF 121.		
1) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)	_•	

Art Unit: 2188

DETAILED ACTION

Information Disclosure Statement

1. The information disclosure statement filed December 18, 2000 complies with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

- 2. The abstract of the disclosure is objected to because:
 - In line 11, replace "to be flush" with -to be flushed--.
 - Correction is required. See MPEP § 608.01(b).
- 3. The disclosure is objected to because of the following informalities:
- (a) Although a reference to copending application appears in the first sentence of the specification, the Application Serial No. and filing date of the copending applications must also be included. Also, the current status of all non-provisional parent applications referenced should be included. See 37 C.F.R. 1.78 and MPEP § 201.11.

Appropriate correction is required.

(b) The disclosure uses terms such as "TLC", "UPI", "FLC-IC", "FLC-OC", and "SLC" which are not properly defined as required for acronyms. Acronyms must be defined at their first usage in the disclosure.

Appropriate correction is required.

Art Unit: 2188

(c) Please make corrections to the following terms:

On page 6, line 10; replace ""pod"s" with - "pods"--.

On page 13, line 20, "ram" should be capitalized.

On page 14, line 3; replace "discusses" with -discussion--.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1, 6, 7, 11 and 16 are rejected under 35 U.S.C. 102(b) as being anticipated by Gallagher et al. (US 5,276,848).

As per claims 1, 6 and 16, Gallagher discloses a data processing system having a processor responsively coupled to a store-in cache memory which is responsively coupled to a lower level memory {*i.e.*, *processor 20, 22; cache 26a, memory 10b*} [Fig.2; col. 3, lines 25-58], the improvement comprising a flush buffer responsively coupled to said store-in cache memory and said lower level memory {*i.e.*, *store buffer in SCL 12 positioned between L1 and L3*} [Fig. 1; col. 2, line 66 – col. 3, line 5].

As per claim 7, Gallagher discloses a flush buffer comprises a first flush buffer store and a second flush buffer store {i.e., buffers up to 8 stores} [col. 3, lines 4-6].

As per claim 11, Gallagher discloses the claimed invention as detailed above per claims 1 and 6. Gallagher further discloses selecting a particular location to a flush

Art Unit: 2188

buffer {i.e., obsolete data} [col. 3, lines 1-3]; transferring data from said particular location to a flush buffer {i.e., data stored in buffer for transfer} [col. 3, lines 1-6].

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 2-5, 8-10, 12-15, 17-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gallagher et al (US5,276,848) and Jeddeloh (US6,460,114).

As per claims 2 and 12, Gallagher discloses the claimed invention as detailed above in the previous paragraphs. However, Gallagher does not specifically teach a tag memory indicating whether a particular memory location has been modified as recited in the claim.

Jeddeloh discloses a tag memory indicating whether a particular memory location has been modified [col. 3, lines 44-49].

As per claims 3 and 17, Gallagher discloses the claimed invention as detailed above in the previous paragraphs. However, Gallagher does not specifically teach loading said flush buffer with data from said particular location within said store-in cache memory in response to said indication that said particular location has been modified as recited in the claim.

Art Unit: 2188

Jeddeloh discloses loading said flush buffer with data from said particular location within said store-in cache memory in response to an indication that said particular location has been modified [col. 3, lines 35-49].

It would have been obvious to one of ordinary skill in the art, having the teachings of Gallagher and Jeddeloh before him at the time the invention was made, to modify the system of Gallagher to include a tag memory indicating whether a particular memory location has been modified and loading said flush buffer with data from said particular location within said store-in cache memory in response to said indication that said particular location has been modified because it would have provided better memory access transactions control as taught by Jeddeloh by reducing the read latency associated with the search for target data [col.1, lines 59-60, col. 2, line 40] as taught by Jeddeloh.

7. As per claims 4 and 18, Gallagher discloses a flush buffer comprises a first flush buffer store and a second flush buffer store {i.e., buffers up to 8 stores} [col. 3, lines 4-6].

As per claims 5 and 19, Jeddeloh discloses the concept of a temporary register coupled to a store-in cache memory, a first flush buffer store and a second flush buffer store which routes said data from said particular location to an available one of said first flush store and said second buffer store {i.e., posted write buffer capable of holding 8 cache lines (i.e., stores) used as temporary staging area} [col. 3, lines 35-64].

Art Unit: 2188

8. As per claim 8, Gallagher discloses the claimed invention as detailed above per claims 6 and 7. However, Gallagher does not specifically teach a temporary register responsively coupled to a store-in cache memory, a first flush buffer store and a second flush buffer store as recited in the claim.

Jeddeloh discloses the concept of a temporary register coupled to a store-in cache memory, a first flush buffer store and a second flush buffer store {i.e., posted write buffer used as temporary staging area} [col. 3, lines 35-64].

As per claim 9, Gallagher does not specifically teach a tag memory indicating whether a particular memory location has been modified as recited in the claim.

Jeddeloh discloses a tag memory indicating whether a particular memory location has been modified [col. 3, lines 44-49].

As per claim 10, Gallagher discloses the claimed invention as detailed above per claim 6. However, Gallagher does not specifically teach a logic circuit responsively coupled to said tag memory, said store-in cache memory and said temporary register which routes data from a particular location from said store-in cache memory to said temporary register when said indication is that said particular location has been modified by said processor as recited in the claim.

Jeddeloh discloses a logic circuit responsively coupled to said tag memory, said store-in cache memory and said temporary register which routes data from a particular location from said store-in cache memory to said temporary register when said indication is that said particular location has been modified by said processor {i.e.,

Art Unit: 2188

cache lines marked dirty are selected from cast-out cache and routed to temporary buffer} [col. 3, lines 35-64].

It would have been obvious to one of ordinary skill in the art, having the teachings of Gallagher and Jeddeloh before him at the time the invention was made, to modify the system of Gallagher to include a temporary register coupled to a store-in cache memory, a first flush buffer store and a second flush buffer store; and a tag memory indicating whether a particular memory location has been modified; and a logic circuit responsively coupled to said tag memory, said store-in cache memory and said temporary register which routes data from a particular location from said store-in cache memory to said temporary register when said indication is that said particular location has been modified by said processor because it would have provided an improved replacement algorithm and better memory access transactions control as taught by Jeddeloh by providing a short-term storage for dirty (*i.e., modified*) cache lines that are in the process of being written to system memory when L2 cache is full [col. 2, lines 5-14] and by reducing the read latency associated with the search for target data [col.1, lines 59-60, col. 2, line 40] as taught by Jeddeloh.

Art Unit: 2188

9. As per claim 13, Gallagher discloses the claimed invention as detailed above per claim 6. However, Gallagher does not specifically teach inhibiting said transferring step if said determining step determines that the data within said particular location was not modified by said processor as recited in the claim.

Jeddeloh discloses inhibiting said transferring step if said determining step determines that the data within said particular location was not modified by said processor {i.e., clean data not transferred to temporary buffer} [col. 2, lines 5-10].

As per claim 14, Gallagher discloses the claimed invention as detailed above per claim 6. However, Gallagher does not specifically teach routing the data to the available one of a first flush buffer store and a second buffer store as recited in the claim.

Jeddeloh discloses routing the data to the available one of a first flush buffer store and a second buffer store {i.e., posted write buffer capable of holding 8 cache lines (i.e., stores)} [col. 3, lines 35-64].

As per claim 15, Gallagher discloses the claimed invention as detailed above per claim 6. However, Gallagher does not specifically teach rewriting said data to a lower level memory following the transferring step as recited in the claim.

Jeddeloh discloses rewriting said data to a lower level memory following the transferring step {i.e., all data form temporary buffer a transferred to main memory} [col. 3, lines 58-61].

It would have been obvious to one of ordinary skill in the art, having the teachings of Gallagher and Jeddeloh before him at the time the invention was made, to modify the system of Gallagher to include discloses inhibiting said transferring step if

Art Unit: 2188

said determining step determines that the data within said particular location was not modified by said processor; and routing the data to the available one of a first flush buffer store and a second buffer store; and rewriting said data to a lower level memory following the transferring step because it would have reduced the memory latency time experienced by the CPU as taught by Jeddeloh by selecting an existing cache line for replacement based on a status indication [col. 2, lines 1-24] as taught by Jeddeloh.

Claim 20 is rejected as detailed above per claims 12 and 13 above.

Conclusion

- 10. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach second level cache flushing, flush buffer and cache line modification.
- 11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am 6:00 pm, alternate Friday off.

Page 9

Art Unit: 2188

mber: 09/651,488 Page 10

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

REGINALD G. BRAGDON PRIMARY EXAMINER

Pierre M. Vital

BUD

December 14, 2002